

I, Tadahiko Itoh, a Patent Attorney of Tokyo, Japan having my office at 32nd Floor, Yebisu Garden Place Tower, 20-3 Ebisu 4-Chome, Shibuya-Ku, Tokyo 150-6032, Japan do solemnly and sincerely declare that I am the translator of the attached English language translation and certify that the attached English language translation is a correct, true and faithful translation of Japanese Patent Application No. 2001-039252 to the best of my knowledge and belief.

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.



---

Tadahiko ITOH  
Patent Attorney  
ITOH International Patent Office  
32nd Floor,  
Yebisu Garden Place Tower,  
20-3 Ebisu 4-Chome, Shibuya-Ku,  
Tokyo 150-6032, Japan

PATENT OFFICE  
JAPANESE GOVERNMENT

This is to certify that the annexed is a true copy  
of the following application as filed with this office.

Date of Application: February 15, 2001

Application Number: Japanese Patent Application  
No. 2001-039252

Applicant(s) FUJITSU QUANTUM DEVICES LIMITED

December 14, 2001

Commissioner,  
Patent Office

Kouzo Oikawa (Seal)

Certificate No.2001-3108080

(Document Name)	Application for Patent
(Reference Number)	0001305
(Date of Submission)	February 15, 2001
(Destination)	Commissioner of Patent Office
	Mr. Kouzo Oikawa
(IPC)	H01L 21/306
	H01L 21/3105
(Title of the Invention)	PROCESS OF MANUFACTURING A SEMICONDUCTOR DEVICE
(Number of Claims)	19
(Inventor)	
(Residence or Address)	c/o FUJITSU QUANTUM DEVICES LIMITED, 1000, Oaza Kamisukiawara, Showa-cho, Nakakoma-gun, Yamanashi, Japan
(Name)	Takayuki Watanabe
(Inventor)	
(Residence or Address)	c/o FUJITSU QUANTUM DEVICES LIMITED, 1000, Oaza Kamisukiawara, Showa-cho, Nakakoma-gun, Yamanashi, Japan
(Name)	Tsutomu Michitsuta
(Inventor)	
(Residence or Address)	c/o FUJITSU QUANTUM DEVICES LIMITED, 1000, Oaza Kamisukiawara, Showa-cho, Nakakoma-gun, Yamanashi, Japan
(Name)	Taro Hasegawa
(Inventor)	
(Residence or Address)	c/o FUJITSU QUANTUM DEVICES LIMITED, 1000, Oaza Kamisukiawara, Showa-cho, Nakakoma-gun, Yamanashi, Japan
(Name)	Takuya Fujii
(Applicant for Patent)	
(Identification Number)	000154325
(Name)	FUJITSU QUANTUM DEVICES LIMITED
(Attorney)	
(Identification Number)	100070150
(Residence or Address)	32 <sup>nd</sup> Floor, Yebisu Garden Place Tower 20-3, Ebisu 4-chome, Shibuya-ku Tokyo, Japan
(Patent Attorney)	
(Name)	Tadahiko Itoh

(Telephone Number)	03-5424-2511
(Identification of Official Fees)	
(Prepayment Ledger Number)	002989
(Amount Paid)	¥ 21,000
(Lists of Submitted Documents)	
(Document Name)	Spécification 1
(Document Name)	Drawing 1
(Document Name)	Abstract 1
(Number of General Power of Attorney)	9806577
(Proof Requested or Not)	Requested

【Name of the Document】 Specification

【Name of the Invention】

Process of manufacturing a semiconductor device

【Claims】

【Claim 1】

A process of manufacturing a semiconductor device comprising the steps of:

forming a stacked structure of a first III-V compound semiconductor layer containing In and having a composition different from InP and a second III-V compound semiconductor layer containing In, said second III-V compound semiconductor layer being formed over said first III-V compound semiconductor layer;

growing an InP layer at regions adjacent said stacked structure to form a stepped structure of InP; and

wet-etching said stepped structure and said second III-V compound semiconductor layer using an etchant containing hydrochloric acid and acetic acid to remove at least said second III-V compound semiconductor layer.

【Claim 2】

The process as claimed in claim 1, wherein said etchant further contains at least one of water and hydrogen peroxide solution.

【Claim 3】

The process as claimed in claim 1, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure and an etching rate of said second III-V compound semiconductor layer are substantially equal.

【Claim 4】

The process as claimed in claim 3, wherein said forming step is performed such that said second III-V compound semiconductor layer has a thickness that is substantially equal to a product of an etching rate of the InP layer using said etchant and an etching time of said etching step.

【Claim 5】

The process as claimed in claim 1, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure is lower than an etching rate of said second III-V compound semiconductor layer.

【Claim 6】

The process as claimed in claim 1, further comprising the step of:

performing, after said wet etching step, a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is greater than an etching rate of said second III-V compound semiconductor layer.

**【Claim 7】**

The process as claimed in claim 6, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$(V_2 - V_1) \times T_1 = (V_3 - V_4) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_2$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step.

**【Claim 8】**

The process as claimed in claims 1 or 2, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure is greater than an etching rate of said second III-V compound semiconductor layer.

**【Claim 9】**

The process as claimed in claim 8, further comprising the step of:

d) performing, after said further etching process, a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is smaller than an etching rate of said second III-V compound semiconductor layer.

**【Claim 10】**

The process as claimed in claim 11, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$(V_1 - V_2) \times T_1 = (V_4 - V_3) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_2$  is an etching rate of said second III-V compound semiconductor layer in said wet etching step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step.

**【Claim 1 1】**

The process as claimed in claims 1 or 2, wherein said forming the stacked structure step further comprises the steps of:

forming a pattern covering said second III-V compound semiconductor layer on said stacked structure; and

growing an InP layer using said pattern as a growth mask, wherein said wet etching step is performed with said stacked structure being protected by said pattern.

**【Claim 1 2】**

The process as claimed in claim 11, further comprising the step of:

d) removing said pattern after said wet etching step; and  
e) performing a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is smaller than an etching rate of said second III-V compound semiconductor layer.

**【Claim 1 3】**

The process as claimed in claim 12, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$V_1 \times T_1 = (V_4 - V_3) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step.

**【Claim 1 4】**

The process as claimed in claims 5 to 13, wherein said further etchant contains at least one of water and hydrogen peroxide solution.

**【Claim 15】**

The process as claimed in claims 1 or 2, wherein, after said wet etching step, said stepped structure is provided with a planarized surface formed of a (100), (011) or (0-1-1) surface.

**【Claim 16】**

The process as claimed in claim 15, wherein said planarized surface is substantially flush with the surface of said first III-V compound semiconductor layer.

**【Claim 17】**

The process as claimed in claims 1 or 2, wherein, after said wet etching step, said stepped structure is provided with a planarized surface near a (100), (011) or (0-1-1) surface.

**【Claim 18】**

The process as claimed in claims 1 to 17, wherein said second III-V compound semiconductor layer has a composition chosen from a group consisting of InP, InGaAs, InAs, InGaP, InGaAsP and GaInNAs.

**【Claim 19】**

The process as claimed in claims 1 to 18, wherein said first III-V compound semiconductor layer has a composition chosen from a group consisting of InGaAs and InGaAsP.

**【Detailed description of the Invention】**

**【0001】**

**【Field of the Invention】**

The present invention generally relates to a compound semiconductor device and particularly relates to a process of manufacturing an optical semiconductor device used for optical communications and optical information processing.

**【0002】**

A compound semiconductor has a band structure of a direct transition type that interacts with light and thus an optical semiconductor device utilizing compound semiconductor is widely used in the fields of optical communications and optical information processing. An InP material system's semiconductor device, particularly a laser diode, is important since it produces optical signals having a wavelength of 1.3 or 1.55  $\mu\text{m}$  band which may be transmitted in an optical fiber.

**【0003】**

**【Description of the Related Art】**

In order to improve laser oscillation efficiency for such a laser diode, it is necessary to provide a current blocking structure for



confining injected carriers within a limited region along an axial direction. Further, since laser oscillation is produced by induced emission, light should also be efficiently confined within the region where the carriers are confined. For a laser diode of an InP material system, a horizontal light-confinement effect is achieved by adjusting a difference of refractive indices of the InGaAsP core for guiding the light and an InP buried layer.

#### **【0004】**

Figs. 1A to 1D are diagrams showing various steps of a manufacturing process of a laser diode 10 having a buried-hetero (BH) structure which serves as an electric current and light confinement structure.

#### **【0005】**

Referring to Fig. 1A, a multi-quantum well layer 12 is formed over an n-type InP (n-InP) substrate 11. The multi-quantum well layer 12 includes repeatedly stacked InGaAsP layers. Further, a p-type InP (p-InP) cladding layer 13 and a p-type InGaAs (p-InGaAs) contact layer 14 are, in turn, formed on the multi-quantum well layer 12.

#### **【0006】**

Then, in a step shown in Fig. 1B, a SiO<sub>2</sub> film 15 serving as an etching protection layer is formed on the contact layer 14. Then, dry etching is performed on such a structure to form active layer mesa-strips. In the illustrated example, the mesa-strips extend in the <011> direction.

#### **【0007】**

In a step shown in Fig. 1C, a metal organic vapor phase epitaxy (MOVPE) is performed using the SiO<sub>2</sub> film 15 as a selective growth mask, such that crystals grow on both sides of the mesa strips to produce Fe-doped high-resistance InP buried layers 16A and 16B. During a regrowth step of such InP buried layers 16A and 16B, the (111) B surface develops which is a growth-stop surface. As a result, the buried layer builds up at the edge of the mask and gives a growth configuration that is raised as shown by reference numerals 16a and 16b.

#### **【0008】**

Finally, in a step shown in Fig. 1D, the SiO<sub>2</sub> film 15 is removed, a p-side electrode 17 is formed on the contact layer 14 and an n-side electrode 18 is formed on a lower surface of the substrate 11.

#### **【0009】**

#### **【Problem(s) to be Solved by the Invention】**

As has been described above, when a buried growth process of

the InP layers 16A and 16B is performed using the SiO<sub>2</sub> film 15 as a selective growth mask, the InP layers 16A and 16B inevitably rises at the regions 16a and 16b which correspond to the edges of the SiO<sub>2</sub> film 15. This is due to the fact that the crystals do not grow on the SiO<sub>2</sub> film 15 and thus the concentration of the material locally increases on the SiO<sub>2</sub> film 15. This causes an excessive supply of the material to the surface of the InP layer 16A or 16B grown on both sides of the mesa-region. For the step shown in Fig. 1C, when the height of the mesa-stripe is about 1.5  $\mu\text{m}$ , the InP layers 16A, 16B will rise about 0.7  $\mu\text{m}$  at the regions 16a, 16b at the edge of the mask.

#### 【0010】

As has been described above, in the step shown in Fig. 1D, the p-side electrode 17 is formed on such a stepped surface. When a Ti layer, a Pt layer and an Au layer are sputtered in turn to form the p-side electrode 17, the Ti layer and the Pt layer each has a thickness of only about 0.1  $\mu\text{m}$ . Therefore, as shown in Fig. 2, a break or discontinuity of the electrode layer may occur at uneven parts 17a due to the stepped configuration of the underlying structure. Such a break of the electrode causes an uneven electric current flow and thus gives rise to electric degradation of the device. Accordingly, it is a general object of the present invention to provide a novel and useful process of manufacturing a semiconductor device which can solve the problems described above.

#### 【0011】

Therefore, the general object of the present invention is to provide a new and useful method of manufacturing a semiconductor device to solve the problem.

#### 【0012】

It is another and more specific object of the present invention to provide a process of manufacturing a semiconductor device in which, after forming a stepped structure of InP in a region adjacent to a mesa structure including a III-V group compound semiconductor layer by a regrowth process of an InP layer using a selective growth mask, the stepped structure is planarized by a simple wet-etching process to provide a planarized surface substantially flush with the surface of the III-V compound semiconductor layer.

#### 【0013】

#### 【Means for Solving the Problem】

According to the present invention, a process of manufacturing a semiconductor device includes the steps of:

a) forming a stacked structure of a first III-V compound semiconductor layer containing In and having a composition different from InP and a second III-V compound semiconductor layer containing In, the second III-V compound semiconductor layer being formed over the first III-V compound semiconductor layer;

b) growing an InP layer at regions adjacent the stacked structure to form a stepped structure of InP; and

c) wet-etching the stepped structure and the second III-V compound semiconductor layer using an etchant containing hydrochloric acid and acetic acid to remove at least the second III-V compound semiconductor layer.

According to the claim 2, the present invention provide:

The process as claimed in claim 1, wherein said etchant further contains at least one of water and hydrogen peroxide solution.

According to the claim 3, the present invention provide:

The process as claimed in claim 1, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure and an etching rate of said second III-V compound semiconductor layer are substantially equal.

According to the claim 4, the present invention provide:

The process as claimed in claim 3, wherein said forming step is performed such that said second III-V compound semiconductor layer has a thickness that is substantially equal to a product of an etching rate of the InP layer using said etchant and an etching time of said etching step.

According to the claim 5, the present invention provide:

The process as claimed in claim 1, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure is lower than an etching rate of said second III-V compound semiconductor layer.

According to the claim 6, the present invention provide:

The process as claimed in claim 1, further comprising the step of:

performing, after said wet etching step, a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is greater than an etching rate of said second III-V compound semiconductor layer.

According to the claim 7, the present invention provide:

The process as claimed in claim 6, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$(V_2 - V_1) \times T_1 = (V_3 - V_4) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_2$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step.

According to the claim 8, the present invention provide:

The process as claimed in claims 1 or 2, wherein said etchant has a composition tailored such that, in said wet etching step, an etching rate of said stepped structure is greater than an etching rate of said second III-V compound semiconductor layer.

According to the claim 9, the present invention provide:

The process as claimed in claim 8, further comprising the step of:

d) performing, after said further etching process, a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is smaller than an etching rate of said second III-V compound semiconductor layer.

According to the claim 10, the present invention provide:

The process as claimed in claim 11, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$(V_1 - V_2) \times T_1 = (V_4 - V_3) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_2$  is an etching rate of said second III-V compound semiconductor layer in said wet etching step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor

layer in said planarizing step.

According to the claim 11, the present invention provide:

The process as claimed in claim 1 or 2, wherein said forming the stacked structure step further comprises the steps of:

forming a pattern covering said second III-V compound semiconductor layer on said stacked structure; and

growing an InP layer using said pattern as a growth mask, wherein said wet etching step is performed with said stacked structure being protected by said pattern.

According to the claim 12, the present invention provide:

The process as claimed in claim 11, further comprising the step of:

d) removing said pattern after said wet etching step; and

e) performing a further wet-etching process using a further etchant containing hydrochloric acid and acetic acid to obtain a planarized structure, said further etchant having a composition tailored such that an etching rate of said stepped structure is smaller than an etching rate of said second III-V compound semiconductor layer.

According to the claim 13, the present invention provide:

The process as claimed in claim 12, wherein the relationship between an etching time  $T_1$  in said wet etching step and an etching time  $T_2$  in said planarizing step is determined in accordance with an equation:

$$V_1 \times T_1 = (V_4 - V_3) \times T_2,$$

where  $V_1$  is an etching rate of the InP layer in said wet etching step;

$V_3$  is an etching rate of the InP layer in said planarizing step; and

$V_4$  is an etching rate of said second III-V compound semiconductor layer in said planarizing step.

According to the claim 14, the present invention provide:

The process as claimed in claims 5 to 13, wherein said further etchant contains at least one of water and hydrogen peroxide solution.

According to the claim 15, the present invention provide:

The process as claimed in claims 1 or 2, wherein, after said wet etching step, said stepped structure is provided with a planarized surface formed of a (100), (011) or (0-1-1) surface.

According to the claim 16, the present invention provide:

The process as claimed in claim 15, wherein said planarized surface is substantially flush with the surface of said first III-V compound semiconductor layer.

According to the claim 17, the present invention provide:

The process as claimed in claims 1 or 2, wherein, after said wet etching step, said stepped structure is provided with a planarized surface near a (100), (011) or (0-1-1) surface.

According to the claim 18, the present invention provide:

The process as claimed in claims 1 to 17, wherein said second III-V compound semiconductor layer has a composition chosen from a group consisting of InP, InGaAs, InAs, InGaP, InGaAsP and GaInNAs.

According to the claim 19, the present invention provide:

The process as claimed in claims 1 to 18, wherein said first III-V compound semiconductor layer has a composition chosen from a group consisting of InGaAs and InGaAsP.

For a selective growth process of forming an InP buried layer at positions adjacent to a mesa-structure including III-V compound semiconductor layer containing In and having a composition different from InP using a selective growth mask, an etching etching rate adjusting layer of III-V compound semiconductor is formed on the above-mentioned compound semiconductor layer and then a wet-etching process is performed on the InP buried layer and the etching rate adjusting layer using an etchant containing hydrochloric acid and acetic acid. Accordingly, with such a process of manufacturing a semiconductor device, the stepped parts produced during the selective growth step of the InP buried layer can be eliminated and a planarized surface can be obtained which is flush with the upper surface of the above-mentioned compound semiconductor layer.

In the following, principles and embodiments of the present invention will be described with reference to the accompanying drawings.

[Action]

Referring to Figs. 3, principles of the present invention will be described. Fig. 3 is a graph showing an etching amount toward the  $\langle 100 \rangle$ ,  $\langle 0-11 \rangle$  and  $\langle 011 \rangle$  directions with respect to etching time for a basic experiment of the present invention in which an etching process is performed on a stepped InP layer using a mixture of hydrochloric acid, acetic acid and water mixed at a ratio of 1:5:1.

**[0014]**

Referring to Fig. 3, it can be seen that the etching rates to the  $\langle 100 \rangle$  and  $\langle 011 \rangle$  directions are about 0.05 to 0.1  $\mu\text{m}/\text{min}$ , where as the etching rate to the  $\langle 0-11 \rangle$  direction is about 15  $\mu\text{m}/\text{min}$ , which is more than a hundred times greater than the etching rates to the  $\langle 100 \rangle$

and  $\langle 011 \rangle$  directions. Therefore, when the stepped configuration is etched using the above-mentioned mixture, the stepped part to the  $\langle 0-11 \rangle$  direction recedes at a high rate. Accordingly, only the (100) and (011) surfaces and equivalent (0-1-1) surface remains as development surfaces and other surfaces will disappear. That is to say, it can be seen that by a wet-etching process using the above-mentioned etchant, only the (100), (011) or (0-1-1) surface will appear as a planarized surface on the InP layer.

#### 【0015】

When the ratio of the components in the etchant is altered, absolute etching rates will vary and relative etching rates with respect to each surface orientation will also vary.

#### 【0016】

Fig. 4 shows a graph of a ratio of the etching rate toward the  $\langle 0-11 \rangle$  direction to the etching rate toward the  $\langle 100 \rangle$  direction to against a ratio of concentration X of acetic acid to hydrochloric acid in the etchant. In Fig. 4, the ratio of concentration of hydrochloric acid: acetic acid: water of the above-mentioned etchant is expressed by 1:X:1.

#### 【0017】

Referring to Fig. 4, it can be seen that the etching rate to the  $\langle 0-11 \rangle$  direction is 30 to 160 times greater than the etching rate to the  $\langle 100 \rangle$  direction for any concentration within the entire range of the acetic acid concentration X. Such an anisotropy of etching is obtained by hydrochloric acid and acetic acid contained in the etchant. Notably, it can be seen that a ratio of etching rates which is greater than or equal to 30 is obtained when the ratio of concentration of acetic acid to hydrochloric acid to X is in the range between 1 and 20. Accordingly, when the concentration of acetic acid in the etchant is chosen to be in the above-mentioned range, an object of the present invention to obtain a remarkable planarizing effect of the InP layer is achieved.

#### 【0018】

When the concentration ratio of the water in the above-mentioned etchant changes, the concentration of (hydrochloric acid + acetic acid) will change. Therefore, the absolute value of the etching rate will change, but anisotropy of etching shown in Figs. 3 and 4 will not change and therefore does not affect the planarizing effect.

#### 【0019】

Anisotropy of etching provided by the etchant of the present

invention can also be obtained by adding hydrogen peroxide solution to the above-mentioned etchant mixture.

#### 【0020】

Fig. 5 is graph showing a ratio of etching rate toward the  $\langle 0-11 \rangle$  direction to etching rate toward the  $\langle 100 \rangle$  direction when a stepped configuration of InP is etched by an etchant obtained by adding hydrogen peroxide solution to the above-mentioned mixture containing hydrochloric acid, acetic acid and water.

#### 【0021】

Referring to Fig. 5, it can be seen that, when the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water in the above-mentioned etchant is expressed by 1:1:Y:1, an anisotropy of a value greater than or equal to 30 is obtained when the value of concentration Y of hydrogen peroxide solution is in a range between 0 to 0.3.

#### 【0022】

Fig. 6 is a graph showing an etching rate toward the  $\langle 100 \rangle$  direction when the InP layer, an InGaAs layer and an InGaAsP layer having a composition giving a bandgap wavelength of 1.3  $\mu\text{m}$  are wet-etched by an etchant containing hydrochloric acid, acetic acid, hydrogen peroxide solution and water.

#### 【0023】

Referring to Fig. 6, it can be seen that the etching rate varies for each compound semiconductor layer depending of the composition of the etchant, particularly the concentration Y of hydrogen peroxide solution. It can be seen that the etching rate of the InP layer is not significantly changed by the concentration of the hydrogen peroxide solution in the above-mentioned etchant. However, there are significant changes in the etching rates of the InGaAs layer and the InGaAsP layer, and thus it can be seen that the etching rates for those III-V group layers significantly increase due to an increase of the concentration of hydrogen peroxide solution. For example, when the concentration of hydrogen peroxide solution Y in the etchant is less than 0.4 ( $Y < 0.4$ ), the etching rate of the InP layer is greater than the etching rate of the InGaAsP layer. When the concentration of hydrogen peroxide solution Y in the etchant is greater than 0.4 ( $Y > 0.4$ ), the relationship becomes opposite and the etching rate of the InGaAsP layer becomes greater than the etching rate of the InP layer. When the concentration of hydrogen peroxide solution Y in the etchant is set at a value equal to 0.4, the etching rate of the InGaAsP layer can



be substantially matched with the etching rate of the InP layer.

#### 【0024】

Similarly, when the concentration of hydrogen peroxide solution Y in the etchant is less than 0.2 ( $Y < 0.2$ ), the etching rate of the InP layer is greater than the etching rate of the InGaAs layer and when the concentration of hydrogen peroxide solution Y in the etchant is greater than 0.2 ( $Y > 0.2$ ), the etching rate of the InGaAs layer is greater than the etching rate of the InP layer. Also, when the concentration of hydrogen peroxide solution Y in the etchant is set at a value equal to 0.2, the etching rate of the InGaAs layer can be substantially matched with the etching rate of the InP layer.

#### 【0025】

The principle of the process of manufacturing the semiconductor device of the present invention will be described by categorizing the principle into four basic types.

##### A. TYPE I

Figs. 7A to 7D are diagrams showing a first type of the principle of the process of manufacturing the semiconductor device of the present invention based on the relationships shown in Figs. 3 to 6. In Figs. 7A to 7D, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0026】

Referring to Fig. 7A, in a manner similar to the structure shown in Fig. 1C, a mesa-stripe structure is formed on the n-type InP substrate 11 by a dry-etching process using a mask which is an insulating film pattern of a material such as  $\text{SiO}_2$  or  $\text{SiN}$ . The mesa-stripe structure includes the active layer 12 having a multi-quantum well structure in which an InGaAsP quantum well layer and an InGaAsP barrier layer are alternately stacked, the p-type InP cladding layer 13 and the p-type InGaAs contact layer 14. However, the structure of Fig. 7A differs from the structure of Fig. 1C in that a sacrificial layer or an etching rate adjusting layer 14A is inserted between the contact layer 14 and the insulating film pattern 15. Fe-doped InP high-resistance buried layers 16A and 16B are formed on both sides of the mesa-stripe structure by a selective growth process using the insulating film pattern 15 as a mask. The InP buried layers 16A and 16B are provided with stepped configurations 16a and 16b, similar to those shown in Fig. 1C, which are characteristic features of the selective growth process using an insulating film as a mask.

#### 【0027】

Then, in a step shown in Fig. 7B, the insulating film pattern 15 is removed. In a step shown in Fig. 7C, the structure shown in Fig. 7B is wet-etched using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution. Then, as has been described with reference to Fig. 3, the inclined surfaces toward the  $\langle 0-11 \rangle$  direction of the InP buried layers 16A and 16B are preferentially etched. As a result, planarized surfaces 16c and 16d formed of the (100), (011) or (0-1-1) surface develop on the InP layers 16A and 16B. As can be seen from Figs. 4 and 5, the planarizing operation of the stepped surfaces by anisotropic etching of the InP layer is most prominent when the mixture ratio of hydrochloric acid, acetic acid and hydrogen peroxide solution in the etchant is selected in a range between 1:1:0 and 10:10:3. In other words, for the composition in the above-mentioned range of composition, the etchant shows anisotropy of a value greater than or equal to 30.

#### 【0028】

In the wet-etching step shown in Fig. 7C, the InGaAs etching rate adjusting layer 14A is also etched, so that the (100), (011) or (0-1-1) surface is developed in the same manner as the above-mentioned InP buried layers 16A and 16B. When an etchant for planarizing the InP layers 16A and 16B contains hydrochloric acid, acetic acid and hydrogen peroxide solution and has a composition with concentration of hydrogen peroxide solution Y being greater than 0.2 ( $Y > 0.2$ ), it can be seen from Fig. 6 that the etching rate of the planarizing surfaces 16c, 16d becomes smaller than the etching rate of the InGaAs etching rate adjusting layer 14A. As a result, the InGaAs etching rate adjusting layer 14A forms a recessed part that is recessed with respect to the InP buried layers 16A and 16B.

#### 【0029】

In the present invention, in the step shown in Fig. 7D, a further wet-etching process on the structure of Fig. 7C using a different etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution and having a composition with concentration of hydrogen peroxide solution Y being less than 0.2 ( $Y < 0.2$ ). Accordingly, the InP planarized surfaces 16c and 16d are etched at an etching rate greater than the etching rate of the etching rate adjusting layer 14A. Such wet-etching is continued until the etching rate adjusting layer 14A is etched and removed, so as to obtain a planarized structure in which the planarized surfaces 16c and 16d are flush with the surface of the InGaAs contact layer 14.

### 【0030】

In the processes shown in Figs. 7A to 7D, the same principle applies for a case where an InGaAsP layer having a bandgap composition of 1.3  $\mu\text{m}$  shown in Fig. 6 is used as the etching rate adjusting layer 14A. It can be seen that the concentration of hydrogen peroxide solution Y of the etchant used in the process of Fig. 7C should be selected as being greater than 0.4 ( $Y > 0.4$ ) and the concentration of hydrogen peroxide solution Y of the etchant used in the process of Fig. 7D should be selected as being less than 0.4 ( $Y < 0.4$ ).

### 【0031】

Also, in the process shown in Fig. 7D, in order to achieve a structure in which the surface of the contact layer 14 is flush with the planarized surfaces 16c and 16d of the InP buried layers 16A and 16B, the durations of the wet-etching processes of Figs. 7C and 7D must be appropriately selected based on the etching rates of the etchants used in the respective wet-etching processes.

### 【0032】

In detail, assuming that the stepped parts 16a, 16b shown in Fig. 7B have great anisotropy of etching and thus immediately planarized when the wet-etching process of Fig. 7C is started, a stepped part  $L_{\text{step}}$  formed between the surface of the etching rate adjusting layer 14A and the planarized surface 16c or 16d in the process shown in Fig. 7C can be given by an equation:

$$L_{\text{step}} = (V_2 - V_1) \times t_1,$$

where  $V_1$  is the etching rate of the InP layer 16A or 16B in the process shown in Fig. 7C;

$V_2$  is the etching rate of the etching rate adjusting layer 14A in the process shown in Fig. 7C; and

$t_1$  is an etching time in the process shown in Fig. 7C.

### 【0033】

It is noted that the stepped part  $L_{\text{step}}$  should disappear as a result of the wet-etching process shown in Fig. 7D. Thus, the following relationship must hold, which can be shown by an expression:

$$L_{\text{step}} = (V_2 - V_1) \times t_1 = (V_3 - V_4) \times t_2,$$

where,  $V_3$  is the etching rate of the InP layer 16A or 16B in the wet-etching process shown in Fig. 7D;

$V_4$  is the etching rate of the etching rate adjusting layer 14A in the wet-etching process shown in Fig. 7D; and

$t_2$  is an etching time in the process shown in Fig. 7D.

### 【0034】

Now, it is approximated from the relationship shown in Fig. 6 that the etching rate  $V_3$  of the InP buried layer 16A, 16B in the process shown in Fig. 7D is approximately equal to the etching rate  $V_1$  of the InP buried layer 16A, 16B in the process shown in Fig. 7C ( $V_1 \doteq V_3$ ). Then, the above-mentioned relationship can be rewritten as:

$$(V_2 - V_1) \times t_1 = (V_1 - V_4) \times t_2.$$

To completely remove the etching rate adjusting layer 14A in the process shown in Fig. 7D, assuming that the relationship  $V_1 \doteq V_3$  holds, the thickness of the etching rate adjusting layer 14A may be selected at a value defined by an equation  $V_1 \times (t_1 + t_2)$ .

#### B. TYPE II

Figs. 8A to 8D are diagrams showing a second type of the principle of the process of manufacturing the semiconductor device of the present invention for a case where the etching rate of planarizing the InP buried layers 16A and 16B is greater than the etching rate of the etching rate adjusting layer 14A. In Figs. 8A to 8D, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### **【0035】**

Referring to Figs. 8A to 8D, the processes of Figs 8A and 8B are the same as the processes shown in Figs. 7A and 7B. That is to say, an InGaAs or InGaAsP etching rate adjusting layer 14A is formed on a p-type InGaAs contact layer 14, a mesa-stripe structure is formed on the InP substrate 11 using an insulating film pattern 15 as a mask, high-resistance InP buried layers 16A and 16B are formed on both sides of the mesa-stripe structure using the same insulating film pattern 15 as a selective-growth mask and the insulating film pattern 15 is removed.

#### **【0036】**

In the process shown in Fig. 8C, a wet etching process is performed on the structure of Fig. 8B using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution and having a composition with the concentration of hydrogen peroxide solution being such that the etching rate of the InP buried layers 16A, 16B is greater than the etching rate of the etching rate adjusting layer 14A. Thus, the stepped parts 16a and 16b of the InP buried layers 16A and 16B are etched and produce the planarized surfaces 16c and 16d. As a result of such wet-etching process, the etching rate adjusting layer 14A protrudes upwardly from the planarized surfaces 16c and 16d and thus forms a protruded structure.

#### 【0037】

Thus, the process shown in Fig. 8C is followed by the process shown in Fig. 8D. The etching rate adjusting layer 14A and the InP planarized surfaces 16c, 16d are etched using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution and having a composition with the concentration of hydrogen peroxide solution being such that the etching rate of the etching rate adjusting layer is greater than the etching rate of InP.

#### 【0038】

For the processes shown in Figs. 8A to 8D, when the etching rate adjusting layer 14A is of InGaAs, in accordance with the relationship shown in Fig. 6, the concentration of hydrogen peroxide solution Y may be selected at a value less than 0.2 ( $Y < 0.2$ ) for the process shown in Fig. 8C and at a value greater than 0.2 ( $Y > 0.2$ ) for the process shown in Fig. 8D. When the etching rate adjusting layer 14A is of InGaAsP layer which has a composition corresponding to a bandgap wavelength of a 1.3  $\mu\text{m}$ , the concentration of hydrogen peroxide solution Y may be selected at a value less than 0.4 ( $Y < 0.4$ ) for the process shown in Fig. 8C and at a value greater than 0.4 ( $Y > 0.4$ ) for the process shown in Fig. 8D.

#### 【0039】

Also, in the process shown in Fig. 8D, in order to achieve a structure in which the surface of the contact layer 14 is flush with the planarized surfaces 16c and 16d of the InP buried layers 16A and 16B, the durations of the wet-etching processes of Figs. 8C and 8D must be appropriately selected based on the etching rates of the etchants used in the respective wet-etching processes.

#### 【0040】

In detail, a stepped part  $L_{\text{step}}$  formed between the surface of the etching rate adjusting layer 14A and the planarized surface 16c or 16d in the step shown in Fig. 8C can be given by an equation:

$$L_{\text{step}} = (V_1 - V_2) \times t_1,$$

where  $V_1$  is the etching rate of the InP layer 16A or 16B in the process shown in Fig. 8C;

$V_2$  is the etching rate of the etching rate adjusting layer 14A in the process shown in Fig. 8C; and

$t_1$  is an etching time in the process shown in Fig. 8C.

#### 【0041】

It is noted that the stepped part  $L_{\text{step}}$  should disappear as a result of the wet-etching process shown in Fig. 8D. Thus, the following

relationship must hold, which can be shown by an expression:

$$L_{\text{step}} = (V_1 - V_2) \times t_1 = (V_4 - V_3) \times t_2,$$

where,

$V_3$  is the etching rate of the InP layer 16A or 16B in the wet-etching process shown in Fig. 8D;

$V_4$  is the etching rate of the etching rate adjusting layer 14A in the wet-etching process shown in Fig. 8D; and

$t_2$  is an etching time in the process shown in Fig. 8D.

#### 【0042】

It is approximated from the relationship shown in Fig. 6 that the etching rate  $V_3$  of the InP buried layer 16A, 16B in the process shown in Fig. 8D is approximately equal to the etching rate  $V_1$  of the InP buried layer 16A, 16B in the process shown in Fig. 8C ( $V_1 \approx V_3$ ). Then, the above-mentioned relationship can be rewritten, in a similar manner to the case shown in Figs. 7C and 7D, as:

$$(V_2 - V_1) \times t_1 = (V_1 - V_4) \times t_2$$

To completely remove the etching rate adjusting layer 14A in the process shown in Fig. 8D, assuming that the relationship  $V_1 \approx V_3$  holds, the thickness of the etching rate adjusting layer 14A may be selected at a value defined by an equation  $V_1 \times (t_1 + t_2)$ .

#### C. TYPE III

Figs. 9A to 9C are diagrams showing a third type of the principle of the process of manufacturing the semiconductor device of the present invention for a case where the etching rate of planarizing the InP buried layers 16A and 16B is equal to the etching rate of the etching rate adjusting layer 14A. In Figs. 9A to 9C, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0043】

Referring to Figs. 9A to 9C, the processes of Figs 9A and 9B are the same as the processes shown in Figs. 7A and 7B. That is to say, an InGaAs or InGaAsP etching rate adjusting layer 14A is formed on a p-type InGaAs contact layer 14, a mesa-stripe structure is formed on the InP substrate 11 using an insulating film pattern 15 as a mask, high-resistance InP buried layers 16A and 16B are formed on both sides of the mesa-stripe structure using the same insulating film pattern 15 as a selective-growth mask and the insulating film pattern 15 is removed.

#### 【0044】

In the process shown in Fig. 9C, a wet etching process is

performed on the structure of Fig. 9B using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution and having a composition with the concentration of hydrogen peroxide solution being such that the etching rate of the InP buried layers 16A, 16B is approximately equal to the etching rate of the etching rate adjusting layer 14A. Thus, the stepped parts 16a and 16b of the InP buried layers 16A and 16B are etched and produce the planarized surfaces 16c and 16d. As a result of such wet-etching process, the etching rate adjusting layer 14A is etched at a rate that is substantially the same as that of the planarized surfaces 16c, 16d. Accordingly, a single wet-etching process produces a planar structure in which the planarized surfaces 16c, 16d and the surface of the etching rate adjusting layer 14A are substantially flush with each other.

#### 【0045】

For the processes shown in Figs. 9A to 9C, when the etching rate adjusting layer 14A is of InGaAs, in accordance with the relationship shown in Fig. 6, the concentration of hydrogen peroxide solution Y may be selected at a value approximately equal to 0.2 ( $Y \approx 0.2$ ) for the process shown in Fig. 9C. When the etching rate adjusting layer 14A is of InGaAsP layer which has a composition corresponding to a bandgap wavelength of a 1.3  $\mu\text{m}$ , the concentration of hydrogen peroxide solution Y may be selected at a value approximately equal to 0.4 ( $Y \approx 0.4$ ) for the process shown in Fig. 9C.

#### 【0046】

For the process of manufacturing the semiconductor device in accordance with Type III illustrated in Figs. 9A to 9C, InP may be used as the etching rate adjusting layer 14A. When InP is used, in the wet-etching and planarizing process of Fig. 9C, there is no difference in the etching rates of the InP buried layer 16A, 16B and the etching rate adjusting layer 14A. Therefore, hydrogen peroxide solution contained in the etchant may be of any concentration.

#### D. TYPE IV

Figs. 10A to 10D are diagrams showing a fourth type of the principle of the process of manufacturing the semiconductor device of the present invention in which, when planarizing the InP buried layers 16A and 16B, the selective-growth mask used for forming the InP buried layer by a regrowth process is not removed and used as an etching mask. In Figs. 10A to 10D, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0047】

Referring to Figs. 10A to 10D, the process of Fig. 10A is the same as the process shown in Fig. 7A. That is to say, an InGaAs or InGaAsP etching rate adjusting layer 14A is formed on a p-type InGaAs contact layer 14, a mesa-stripe structure is formed on the InP substrate 11 using an insulating film pattern 15 as a mask, high-resistance InP buried layers 16A and 16B are formed on both sides of the mesa-stripe structure using the same insulating film pattern 15 as a selective-growth mask.

【0048】

Then, in the process shown in Fig. 10B, with the insulating film pattern 15 being remained, a wet etching process is performed on the structure of Fig. 10A using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution. Thus, the stepped parts 16a and 16b of the InP buried layers 16A and 16B are etched and produce the planarized surfaces 16c and 16d. As a result of such wet-etching process, since the mesa-structure is protected by the insulating film pattern 15, the etching rate adjusting layer 14A protrudes upwardly from the planarized surfaces 16c and 16d and thus forms a protruded structure.

【0049】

Then, in the process shown in Fig. 10C, the insulating film pattern 15 is removed. Further, in the process shown in Fig. 10D, the InGaAsP 14A and the InP planarized surfaces 16c and 16d are etched using an etchant containing hydrochloric acid, acetic acid and hydrogen peroxide solution and has a composition with concentration of hydrogen peroxide solution being selected such that the etching rate of the etching rate adjusting layer is greater than the etching rate of InP.

【0050】

For the processes shown in Fig. 10B, when the etching rate adjusting layer 14A is of InGaAs, the concentration of hydrogen peroxide solution Y may be selected as any value on a graph of Fig. 5 within a range where surface orientation selectivity is obtained. However, for the process shown in Fig. 10D, the concentration of hydrogen peroxide solution Y is preferably selected at a value greater than 0.2 ( $Y > 0.2$ ) such that the etching rate adjusting layer 14A will be etched at a greater rate. When the etching rate adjusting layer 14A is of InGaAsP layer which has a composition corresponding to a bandgap wavelength of a 1.3  $\mu\text{m}$ , for the process shown in Fig. 10B, the concentration of hydrogen peroxide solution Y may be similarly selected as any value within a range where surface orientation selectivity is



obtained. However, for the process shown in Fig. 10D, the concentration of hydrogen peroxide solution Y is preferably selected at a value greater than 0.4 ( $Y > 0.4$ ) such that the InGaAsP etching rate adjusting layer 14A will be etched at a greater rate.

#### 【0051】

Also, in the process shown in Fig. 10D, in order to achieve a structure in which the surface of the contact layer 14 is flush with the planarized surfaces 16c and 16d of the InP buried layers 16A and 16B, the durations of the wet-etching processes of Figs. 10B and 10D must be appropriately selected based on the etching rates of the etchants used in the respective wet-etching processes.

#### 【0052】

In detail, a stepped part  $L_{\text{step}}$  formed between the surface of the etching rate adjusting layer 14A and the planarized surface 16c or 16d in the step shown in Fig. 10B can be given by an equation:

$$L_{\text{step}} = V_1 \times t_1,$$

where  $V_1$  is the etching rate of the InP layer 16A or 16B in the process shown in Fig. 10B; and

$t_1$  is an etching time in the process shown in Fig. 10B.

#### 【0053】

It is noted that the stepped part  $L_{\text{step}}$  should disappear as a result of the wet-etching process shown in Fig. 10D. Thus, the following relationship must hold, which can be shown by an expression:

$$L_{\text{step}} = V_1 \times t_1 = (V_4 - V_3) \times t_2,$$

where,

$V_3$  is the etching rate of the InP layer 16A or 16B in the wet-etching process shown in Fig. 10D;

$V_4$  is the etching rate of the etching rate adjusting layer 14A in the wet-etching process shown in Fig. 10D; and

$t_2$  is an etching time in the process shown in Fig. 10D.

#### 【0054】

Now, it is approximated from the relationship shown in Fig. 6 that the etching rate  $V_3$  of the InP buried layer 16A, 16B in the process shown in Fig. 10D is approximately equal to the etching rate  $V_1$  of the InP buried layer 16A, 16B in the process shown in Fig. 10B ( $V_1 \approx V_3$ ). Then, the above-mentioned relationship can be rewritten as:

$$V_1 \times t_1 = (V_4 - V_1) \times t_2.$$

To completely remove the etching rate adjusting layer 14A in the process shown in Fig. 10D, assuming that the relationship  $V_1 \approx V_3$  holds, the thickness of the etching rate adjusting layer 14A may be selected at

a value defined by an equation  $V_1 \times (t_1 + t_2)$ .

**【0055】**

For the above-described types I to IV, InGaAs or InGaAsP is used as the etching rate adjusting layer 14A. However, the material of the etching rate adjusting layer 14A is not limited to such material, but may also be any one of InGaAs, InAs, InGaP, InGaAsP and GaInNAs. In order to vary the selectivity of etching between the wet-etching process and the planarizing process, the concentration of acetic acid X in the etchant may be altered. Particularly when the etching rate adjusting layer 14A is of InGaAsP with the composition having a bandgap within a range between 1.3  $\mu\text{m}$  and 1.65  $\mu\text{m}$ , a value between the etching rate of InGaAsP and the etching rate of InGaAs for the 1.3  $\mu\text{m}$  composition is obtained in accordance with the relationship shown in Fig. 6.

**【0056】**

In the principle described above, the stepped part between the embedded InP layer 16A, 16B and the contact layer 14 are substantially eliminated by performing one or two wet-etching and planarizing process/processes. However, the present invention not only includes a case where the stepped part is completely eliminated but also a case where the stepped part has been reduced compared to the original state as a result of the planarizing process.

**【0057】**

Also, regarding the process of planarizing the original stepped parts 16a and 16b on the InP buried layers 16A and 16B based on the relationships illustrated in Figs. 3 to 5, such as the process shown in Fig. 7C, the present invention includes not only a case where the planarized surfaces 16c and 16d obtained as a result of wet-etching is flush with the (100), (011) and (0-1-1) surface but also a case where a surface having an index closer to those crystal surfaces is obtained.

**【0058】**

**【Embodiment of the Invention】**

**[First embodiment]**

Referring now to Figs. 11A to 12G, a process of manufacturing a laser diode having a BH structure of a first embodiment of the present invention will be described.

**【0059】**

As shown in Fig. 11A, on an n-type InP substrate 101, an InGaAsP/InGaAsP multi-quantum well active layer 102, a p-type InP cladding layer 103, and a p-type InGaAs contact layer 104 are successively stacked and then an etching etching rate adjusting layer

104A of InGaAsP having a composition giving a bandgap wavelength of 1.3  $\mu\text{m}$  is stacked with a thickness of about 0.4  $\mu\text{m}$ .

**【0060】**

Then, in a process shown in Fig. 11B, dry-etching is performed using the  $\text{SiO}_2$  film 105 as an etching mask so as to form an active layer mesa-stripe 101M. In the illustrated example, the active layer mesa-stripe 101M extend in the  $\langle 011 \rangle$  direction.

**【0061】**

Then, in a process shown in Fig. 11C, a MOVPE method is implemented using the  $\text{SiO}_2$  film 105 as a selective growth mask. Thus, Fe-doped InP buried layers 106<sub>1</sub>, 106<sub>2</sub> are formed on the substrate 101 on both sides of the mesa-stripe 101M. The above-described MOVPE method is performed under a condition of, for example, a growth temperature of 630 °C and a growth pressure of 0.1 atmosphere. TMIn,  $\text{PH}_3$  and  $\text{Cp}_2\text{Fe}$  are used as materials of III group element, V group element and Fe-dopants, respectively.

**【0062】**

In the present embodiment, the thickness of the InP buried layer 106<sub>1</sub>, 106<sub>2</sub> are chosen such that the lowermost part of the InP buried layer 106<sub>1</sub>, 106<sub>2</sub> is at a level higher than the InGaAsP etching rate adjusting layer 104A in the mesa-stripe 101M. As a result of the process shown in Fig. 11C, raised parts 106a, 106b are formed on the InP buried layer 106<sub>1</sub>, 106<sub>2</sub>, respectively, at positions adjacent the  $\text{SiO}_2$  film 105 on the mesa-stripe 101M.

**【0063】**

In a process shown in Fig. 12D, the structure shown in Fig. 11C is wet-etched using a first etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water.

**【0064】**

In the process shown in Fig. 12D, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water in the above-mentioned etchant is selected as 1:1:0.1:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 1 minute. As a result of such an etching process, as shown in Fig. 12D, the surfaces 106a, 106b of the InP buried layers 106A, 106B changes to the (100) surfaces or planarized surfaces 106c, 106d near the (100) surfaces. The planarized surfaces 106c, 106d form stepped parts having a height of about 0.12  $\mu\text{m}$  with respect to the surface of the InGaAsP layer 104A protected by the  $\text{SiO}_2$  film 105.

**【0065】**

Then, in a process shown in Fig. 12E, the SiO<sub>2</sub> film 105 is removed by an HF treatment. Then in a process shown in Fig. 12F, the structure shown in Fig. 12E is wet-etched using a second etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water until the p-type InGaAs contact layer 104 underlying the InGaAsP layer 104A is exposed.

**【0066】**

In the wet-etching process shown in Fig. 12F, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water is selected as 1:1:0.6:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 2 minutes. In the wet-etching process using the second etchant, the etching rate of the InGaAsP layer 14A becomes greater than the etching rate of the InP buried layers 106<sub>1</sub>, 106<sub>2</sub>. As a result, the stepped part on the surface produced in the process shown in Fig. 12E disappears. Accordingly, as shown in Fig. 12F, the InP buried layers 106<sub>1</sub>, 106<sub>2</sub> and the contact layer 104 become flush.

**【0067】**

Finally, a process shown in Fig. 12G, a p-side electrode 107 is formed on the p-type InGaAs layer 104 and an n-side electrode 108 is formed on a lower surface of the substrate 101.

**【0068】**

In the present embodiment, the InP buried layers 106<sub>1</sub>, 106<sub>2</sub> is flush with the contact layer 104. Therefore, the p-side electrode 107 is stacked on a flat surface and thus the break of the electrode illustrated in Fig. 2 will not occur.

[Second embodiment]

Referring now to Figs. 13A to 14F, a process of manufacturing a laser diode having a BH structure of a second embodiment of the present invention will be described. In Figs. 13A to 14F, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

**【0069】**

Referring to Figs. 13A to 14F, processes shown in Figs. 13A to 13C are substantially the same as the processes shown in Figs. 11A to 11C. That is to say, InP buried layers 106<sub>1</sub> and 106<sub>2</sub> are formed by a regrowth process using the SiO<sub>2</sub> film 105 as a selective growth mask on both sides of the mesa-structure 101M covered by SiO<sub>2</sub> film 105. During the regrowth process, the stepped parts 106a and 106b are formed on the InP buried layers 106<sub>1</sub> and 106<sub>2</sub>, respectively. In the processes

shown in Figs. 13A to 13C, the InGaAsP layer 104A are formed with a thickness of about 0.52  $\mu\text{m}$ .

#### 【0070】

Then in the process of Fig. 14D, the  $\text{SiO}_2$  film 105 is removed by an HF treatment. Then in a process shown in Fig. 14E, the structure shown in Fig. 14D is wet-etched using a first etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water.

#### 【0071】

In the process shown in Fig. 14E, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water in the above-mentioned etchant is selected as 1:1:0.1:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 1 minute. When the first etchant is used, the etching rate of the InP buried layer 106<sub>1</sub> and 106<sub>2</sub> is greater than the etching rate of the InGaAsP etching rate adjusting layer 104A. As a result of such an etching process, as shown in Fig. 14E, the surfaces 106a, 106b of the InP buried layers 106A, 106B changes to the (100) surfaces or planarized surfaces 106c, 106d near the (100) surfaces. Thus-formed planarized surfaces 106c, 106d form steps having a height of about 0.12  $\mu\text{m}$  with respect to the surface of the InGaAsP layer 104A. Thus, a protruded structure having a height 0.12  $\mu\text{m}$  is formed on the structure shown in Fig. 14E.

#### 【0072】

Then, in a process shown in Fig. 14F, the structure shown in Fig. 14E is wet-etched using a second etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water until the p-type InGaAs contact layer 104 underlying the InGaAsP layer 104A is exposed.

#### 【0073】

In the wet-etching process shown in Fig. 14F, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water is selected as 1:1:0.6:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 2 minutes. In the wet-etching process using the second etchant, the etching rate of the InGaAsP etching rate adjusting layer 14A becomes greater than the etching rate of the InP buried layers 106<sub>1</sub>, 106<sub>2</sub>. As a result, the stepped part of the surface produced in the process shown in Fig. 14E disappears. Accordingly, as shown in Fig. 14F, the InP buried layers 106<sub>1</sub>, 106<sub>2</sub> and the contact layer 104 become flush.

#### 【0074】

Finally, although not shown in the figures, in a manner similar to a process shown in Fig. 12G, a p-side electrode 107 is formed on the p-type InGaAs layer 104 and an n-side electrode 108 is formed on a lower surface of the substrate 101.

#### 【0075】

In the present embodiment, the embedded layers 106<sub>1</sub>, 106<sub>2</sub> form a planarized surface with the contact layer 104. Therefore, the p-side electrode 107 is stacked on a flat surface and thus the break of the electrode illustrated in Fig. 2 will not occur.

[Third embodiment]

Referring now to Figs. 15A to 16F, a process of manufacturing a laser diode having a BH structure of a third embodiment of the present invention will be described. In Figs. 15A to 16F, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0076】

Referring to Figs. 15A to 16F, processes shown in Figs. 15A to 15C are substantially the same as the processes shown in Figs. 13A to 13C. That is to say, InP buried layers 106<sub>1</sub> and 106<sub>2</sub> are formed by a regrowth process using the SiO<sub>2</sub> film 105 as a selective growth mask on both sides of the mesa-structure 101M covered by SiO<sub>2</sub> film 105. During the regrowth process, the stepped parts 106a and 106b are formed on the InP buried layers 106<sub>1</sub> and 106<sub>2</sub>, respectively. In the processes shown in Figs. 15A to 15C, the InGaAsP layer 104A are formed with a thickness of about 0.52  $\mu\text{m}$ .

#### 【0077】

Then in the process of Fig. 16D, the SiO<sub>2</sub> film 105 is removed by an HF treatment. Then in a process shown in Fig. 16E, the structure shown in Fig. 16D is wet-etched using a first etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water.

#### 【0078】

In the process shown in Fig. 16E, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water in the above-mentioned etchant is selected as 1:1:0.3:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 1 minute. When the first etchant is used, the etching rate of the InP buried layer 106<sub>1</sub> and 106<sub>2</sub> is smaller than the etching rate of the InGaAs etching rate adjusting layer 104A. As a result of

such an etching process, as shown in Fig. 16E, the surfaces 106a, 106b of the InP buried layers 106A, 106B changes to the (100) surfaces or planarized surfaces 106c, 106d near the (100) surfaces. Thus-formed planarized surfaces 106c, 106d form stepped parts having a height of about 0.12  $\mu\text{m}$  with respect to the surface of the InGaAsP layer 104A. Thus, a recessed structure having a depth 0.12  $\mu\text{m}$  is formed on the structure shown in Fig. 16E.

#### 【0079】

Then, in a process shown in Fig. 16F, the structure shown in Fig. 16E is wet-etched using a second etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water until the p-type InGaAs contact layer 104 underlying the InGaAsP layer 104A is exposed.

#### 【0080】

In the wet-etching process shown in Fig. 16F, for the second etchant, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water is selected as 1:1:0.1:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 2 minutes. In the wet-etching process using the second etchant, the etching rate of the InGaAsP etching rate adjusting layer 104A becomes smaller than the etching rate of the InP buried layers 106<sub>1</sub>, 106<sub>2</sub>. As a result, the stepped parts of the surface produced in the process shown in Fig. 16E disappears. Accordingly, as shown in Fig. 16F, the InP buried layers 106<sub>1</sub>, 106<sub>2</sub> and the contact layer 104 become flush.

#### 【0081】

Finally, although not shown in the figures, in a manner similar to a process shown in Fig. 12G, a p-side electrode 107 is formed on the p-type InGaAs layer 104 and an n-side electrode 108 is formed on a lower surface of the substrate 101.

#### 【0082】

In the present embodiment, the embedded layers 106<sub>1</sub>, 106<sub>2</sub> form a planarized surface with the contact layer 104 in the step shown in Fig. 16F. Therefore, the p-side electrode 107 is stacked on a flat surface and thus the break of the electrode illustrated in Fig. 2 will not occur.

[Fourth embodiment]

Referring now to Figs. 17A to 18E, a process of manufacturing a laser diode having a BH structure of a third embodiment of the present invention will be described. In Figs. 17A to 18E, elements which have

been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0083】

Referring to Figs. 17A to 18E, processes shown in Figs. 17A to 18E are substantially the same as the processes shown in Figs. 13A to 13C. That is to say, InP buried layers 106<sub>1</sub> and 106<sub>2</sub> are formed by a regrowth process using the SiO<sub>2</sub> film 105 as a selective growth mask on both sides of the mesa-structure 101M covered by SiO<sub>2</sub> film 105. During the regrowth process, the stepped parts 106a and 106b are formed on the InP buried layers 106<sub>1</sub> and 106<sub>2</sub>, respectively. In the processes shown in Figs. 18A to C, the InGaAsP layer 104A are formed with a thickness of about 0.28  $\mu\text{m}$ .

#### 【0084】

Then in the process of Fig. 18D, the SiO<sub>2</sub> film 105 is removed by an HF treatment. Then in a process shown in Fig. 18E, the structure shown in Fig. 18D is wet-etched using an etchant which is a mixture of hydrochloric acid, acetic acid, hydrogen peroxide solution and water.

#### 【0085】

In the process shown in Fig. 18E, the composition ratio of hydrochloric acid, acetic acid, hydrogen peroxide solution and water in the above-mentioned etchant is selected as 1:1:0.2:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 2 minutes. When the above-mentioned etchant is used, substantially the same etching rate is obtained for the InP buried layers 106<sub>1</sub> and 106<sub>2</sub> and for the InGaAsP etching rate adjusting layer 104A. As a result of such an etching process, as shown in Fig. 18E, the surfaces 106a, 106b of the InP buried layers 106A, 106B changes to the (100) surfaces or planarized surfaces 106c, 106d near the (100) surfaces and the planarized surfaces 106c and 106d form planarized surfaces which are substantially flush with the surface of the InGaAs contact layer 104.

#### 【0086】

Finally, although not shown in the figures, in a manner similar to a process shown in Fig. 12G, a p-side electrode 107 is formed on the p-type InGaAs layer 104 and an n-side electrode 108 is formed on a lower surface of the substrate 101.

#### 【0087】

In the present embodiment, the embedded layers 106<sub>1</sub>, 106<sub>2</sub> form a planarized surface with the contact layer 104 in the step shown in



Fig. 18E. Therefore, the p-side electrode 107 is stacked on a flat surface and thus the break of the electrode illustrated in Fig. 2 will not occur.

[Fifth embodiment]

Referring now to Figs. 19A to 20E, a process of manufacturing a laser diode having a BH structure of a third embodiment of the present invention will be described. In Figs. 19A to 20E, elements which have been described above are denoted by similar reference numerals and will not be described in detail.

#### 【0088】

Referring to Figs. 19A to 20E, processes shown in Figs. 19A to 20E are substantially the same as the processes shown in Figs. 13A to 13C. That is to say, InP buried layers 106<sub>1</sub> and 106<sub>2</sub> are formed by a regrowth process using the SiO<sub>2</sub> film 105 as a selective growth mask on both sides of the mesa-structure 101M covered by SiO<sub>2</sub> film 105. During the regrowth process, the stepped parts 106a and 106b are formed on the InP buried layers 106<sub>1</sub> and 106<sub>2</sub>, respectively. In the processes shown in Figs. 19A to 19C, instead of the InGaAsP layer 104A used in the processes of Figs. 13A to 13C, the InP layer 104B is formed on the contact layer 104 with a thickness of about 0.2 μm.

#### 【0089】

Then in the process of Fig. 20D, the SiO<sub>2</sub> film 105 is removed by an HF treatment. Then in a process shown in Fig. 20E, the structure shown in Fig. 20D is wet-etched using an etchant which is a mixture of hydrochloric acid, acetic acid and water.

#### 【0090】

In the process shown in Fig. 20E, the composition ratio of hydrochloric acid, acetic acid and water in the above-mentioned etchant is selected as 1:5:1. The etching process is performed with a temperature of the mixture at 23°C and typically for 2 minutes. As a result of such an etching process, as shown in Fig. 20E, the surfaces 106a, 106b of the InP buried layers 106A, 106B changes to the (100) surfaces or planarized surfaces 106c, 106d near the (100) surfaces and the planarized surfaces 106c and 106d form planarized surfaces which are substantially flush with the surface of the InGaAs contact layer 104.

#### 【0091】

Finally, although not shown in the figures, in a manner similar to a process shown in Fig. 12G, a p-side electrode 107 is formed on the p-type InGaAs layer 104 and an n-side electrode 108 is formed on

a lower surface of the substrate 101.

**【0092】**

In the present embodiment, the embedded layers 106<sub>1</sub>, 106<sub>2</sub> form a planarized surface with the contact layer 104 in the step shown in Fig. 20E. Therefore, the p-side electrode 107 is stacked on a flat surface and thus the break of the electrode illustrated in Fig. 2 will not occur.

**【0093】**

Further, the present invention is not limited to these embodiments, and variations and modifications may be made without departing from the scope of the present invention.

**【0094】**

**【Effect of the Invention】**

According to the present invention, a process of manufacturing a semiconductor device in which, after forming a stepped structure of InP in a region adjacent to a mesa structure including a III-V group compound semiconductor layer by a regrowth process of an InP layer using a selective growth mask, the stepped structure is planarized by a simple wet-etching process to provide a planarized surface substantially flush with the surface of the III-V compound semiconductor layer.

**【Figures】**

**【Figure 1】** diagrams showing various steps of a manufacturing process of a laser diode having a buried hetero structure of the related art.

**【Figure 2】** diagram showing a problematic aspect of the process of Fig. 1.

**【Figure 3】** graph for explaining the principle of the present invention.

**【Figure 4】** another graph for explaining the principle of the present invention.

**【Figure 5】** still another graph for explaining the principle of the present invention.

**【Figure 6】** yet another graph for explaining the principle of the present invention.

**【Figure 7】** diagrams showing various steps of a first basic type of the process of manufacturing the semiconductor device of the present invention.

**【Figure 8】** diagrams showing various steps of a second basic type of the process of manufacturing the semiconductor device of the present invention.

**【Figure 9】** diagrams showing various steps of a third basic type of

the process of manufacturing the semiconductor device of the present invention.

【Figure 1 0】 diagrams showing various steps of a fourth basic type of the process of manufacturing the semiconductor device of the present invention.

【Figure 1 1】 diagrams showing various steps of a manufacturing process of a first embodiment of the present invention.

【Figure 1 2】 diagrams showing various steps following the steps shown in Fig. 11C.

【Figure 1 3】 diagrams showing various steps of a manufacturing process of a second embodiment of the present invention.

【Figure 1 4】 diagrams showing various steps following the steps shown in Fig. 13C.

【Figure 1 5】 diagrams showing various steps of a manufacturing process of a third embodiment of the present invention.

【Figure 1 6】 diagrams showing various steps following the steps shown in Fig. 15C.

【Figure 1 7】 diagrams showing various steps of a manufacturing process of a fourth embodiment of the present invention.

【Figure 1 8】 diagrams showing various steps following the steps shown in Fig. 17C.

【Figure 1 9】 diagrams showing various steps of a manufacturing process of a fifth embodiment of the present invention.

【Figure 2 0】 diagrams showing various steps following the steps shown in Fig. 19C.


#### 【Description of Notations】

11	InP substrate
12	multi-quantum well layer
13	InP cladding layer
14	InGaAS contact layer
15	SiO <sub>2</sub> mask
16A, 16B	InP buried layer
16a, 16b	raise
16c, 16d	planarized surface
17	electrode
18	electrode
17a	uneven part
101	InP substrate
102	multi-quantum well layer
103	InP cladding layer


104	InGaAs contact layer
105	SiO <sub>2</sub> mask
106 <sub>1</sub> , 106 <sub>2</sub>	InP buried layer
106a, 106b	raise
106c, 106d	planarized surface
107	electrode
108	electrode

[Document Name] Drawing  
 [Figure 1]


diagrams showing various steps of a manufacturing process of a laser diode having a buried hetero structure of the related art.




(A)




(B)



(C)




(D)




【Figure 2】

diagram showing a problematic aspect of the process of Fig. 1.




【Figure 3】

graph for explaining the principle of the present invention.



【Figure 4】

another graph for explaining the principle of the present invention.






【Figure 5】

still another graph for explaining the principle of the present invention.


HCl:CH<sub>3</sub>COOH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O=1:1:Y:1



【Figure 6】






yet another graph for explaining the principle of the present invention.

HCl:CH<sub>3</sub>COOH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O  
=1:1:Y:1




【Figure 7】

diagrams showing various steps of a first basic type of the process of manufacturing the semiconductor device of the present invention.




【Figure 8】

diagrams showing various steps of a second basic type of the process of manufacturing the semiconductor device of the present invention.



【Figure 9】





diagrams showing various steps of a third basic type of the process of manufacturing the semiconductor device of the present invention.



【Figure 10】

SEP 08 2004  
PATENT & TRADEMARK OFFICE

diagrams showing various steps of a fourth basic type of the process of manufacturing the semiconductor device of the present invention.






【Figure 11】


Diagrams showing various steps of a manufacturing process of a first embodiment of the present invention.

In GaAsP Etching rate  
adjusting layer


(A) p-InGaAs  
contact layer  
p-InP cladding layer  
InGaAsP/InGaAsP  
multi-quantum  
well layer



(B)




(C)




【Figure 1 2】

Diagrams showing various steps following the steps shown in Fig. 11C.


(D)



(E)




(F)



p-side electrode 107

(G)



n-side electrode 108



01  
 SEP 08 2004  
 PATENT & TRADEMARK OFFICE


【Figure 13】

diagrams showing various steps of a manufacturing process of  
 a second embodiment of the present invention.


In GaAsP Etching rate  
 adjusting layer

(A) p-InGaAs:  
 contact layer  
 p-InP cladding layer


InGaAsP/InGaAsP  
 multi-quantum  
 well layer



(B)



(C)




DIPE JC39  
SEP 08 2004  
PATENT & TRADEMARK OFFICE


[Figure 14]

Diagrams showing various steps following the steps shown in Fig. 13C.


(D)



(E)



(F)






【Figure 15】


diagrams showing various steps of a manufacturing process of a third embodiment of the present invention.

In GaAsP Etching rate  
adjusting layer


(A) p-InGaAs<sup>-</sup>  
contact layer  
p-InP cladding layer  
InGaAsP/InGaAsP  
multi-quantum  
well layer



(B)






(C)





【Figure 16】

diagrams showing various steps following the steps shown in Fig. 15C.




O T P E JC99  
 SEP 08 2004  
 PATENT & TRADEMARK OFFICE

[Figure 17]


diagrams showing various steps of a manufacturing process of a fourth embodiment of the present invention.

In GaAsP Etching rate  
adjusting layer


p-InGaAs  
 (A) contact layer  
 p-InP cladding layer  
 InGaAsP/InGaAsP  
 multi-quantum  
 well layer



(B)




(C)




【Figure 18】


diagrams showing various steps following the steps shown in Fig. 17C.



(D)



(F)






【Figure 19】

diagrams showing various steps of a manufacturing process of a fifth embodiment of the present invention.


In  $\mu$ P Etching rate  
adjusting layer

(A) p-InGaAs:  
contact layer  
p-InP cladding layer


InGaAsP/InGaAsP  
multi-quantum  
well-layer



(B)



(C)







【Figure 20】

diagrams showing various steps following the steps shown in Fig. 19C.

(D)



(F)





【Name of Document】 Abstract

【Summary】

【PROBLEM TO BE SOLVED 】

In a structure formed by InP buried layer by means of a selective growth using insulated layer pattern in a mesa-stripe structure as elective growth mask in close to the mesa structure comprising III-V compound semiconductor layer containing In and having a composition different from InP, the InP buried layer and III-V compound semiconductor layer is planarized by simple wet etching process.

【SOLUTION 】

In the mesa-stripe structure, III-V compound semiconductor layer having In is formed over the III-V compound semiconductor layer as sacrifice layer, a composition of a etchant having a solution consisting of a chloric acid and acetic acid are selected upon the consideration of the etching rate of the InP buried layer and the etching rate of the sacrifice layer when the etchant is used for the planarization of the InP buried layer and the etching of the sacrifice layer.

【Selected Figure】 Figure 7

Applicant Profile Information

Identification Number	(000154325)
1. Date of Change	April 6, 1992
(Reason for Change)	Change of Name
Address	1000, Oaza Kamisukiawara, Showa-cho, Nakakoma-gun, Yamanashi, Japan
Name	FUJITSU QUANTUM DEVICES LIMITED